Abstract-The scaling of simple gate transistors requires the scaling and transistor elements like source/drain junction became difficult to scale further after a limit due to adverse effect of electrostatic and short-channel performance. The solution of the problem is tri-gate where we can increase the performance without increasing the width and without scaling. In this paper we have described the parameter o f tri-gate and taking the high dielectric as substrate.
I. INTRO DUCTIO N
A tri-gate transistor is an integrated transistor which consists of three gates before going to detailed analysis of tri-gate transistor let us have look the path to tri-gate transistor which covers the journey through double gate. The relationships between charge and potential are different for mult i gate transistor and these cannot be mapped with classical junction based transistor hence these follows different modeling [1, 2] . The modeling of tri-gate transistor is quite different. Sallese et. al. [3] had modeled double gate in their publication and the model is valid in all regions of operation, from deep depletion to accumulation and fro m linear to saturated regimes. Srivastava et. al. [4] has discussed that the double-gate MOSFETs provides good scalability and better immunity to short channel effects, these can overcome the era of CMOS. Sarkar et. al. [5] has developed a model for the noise parameter such as power spectral density and noise figure can be improved with the help of technologies in good extent. The increased electron mob ility and velocity at channel surface due to dual gate material reduce effective electrical field at drain end, resulting in s maller DIBL and hot carrier effects [6] . Taur et. al. [7] has presented an explicit continuous models are used for double-gate and surrounding-gate (tri-gate) with no loss of physics. These models inherit all the favorable features fro m those models, which have been verified. Srivastava et. al [8] have presented a design and performance analysis of cylindrical surrounding double-gate MOSFET which is an advanced version of the Tri-gate, used for the purpose of RF switches.
A tri-gate transistor is an integrated transistor which consist three gates arranged around the three phases of substrate in such a manner that cover the three of four sides (top, side 1, side 2 and bottom). Side 1, side 2, and top are acquired by the gate-1, gate-3, and gate-2 respectively. Gate-3 has physical length L and width W while gate-1 and gate-2 has the length L and width H as shown in the fig. 1 . The technology is changing rapidly to keep pace with Moore's law for that the cell size is reduced more and more scaling of transistors have been done for better packing on chip. But parasitic leakage creates a problem with scaling due to worsening short channel effect. While in tri-gate transistor the short channel effect improved considerably. Tri-gate transistor design utilize low aspect ratio channel to provide evolutionary pathway for CM OS scaling to the end of roadway [9] [10] [11] gate double and gate transistors and also the plays an important role in determining V-I characteristics [12, 13] . By applying stress memorization techniques we can achieve considerable on-current improvement. As the short channel performance are given by the ratio of W/L. In tri-gate transistor it is given by the rat io of (W+2 H)/L. Because the total drives current of the tri-gate transistor is a function of addit ion of gate-1, gate-2 and gate-3 that is depending on cumulative effect of H, W and H. Hence it is given by (W+2H) over L and not by W over L as in simp le t ransistor. This clearly shows if we increase the height of transistor we will get more drive current.
II. MO DELLING O F TRI-GATE MOSFET
The drain to source current in any transistor is proportional to W/L ratio and depends upon the oxide capacitance and the value of the mobility of the majority carriers. In any normal transistor the drain to source current is defined by the equation:
Where I ds is the drain to source is current, C ox is oxide capacitance, µ is mobility of electrons, V ds drain to source voltage, V gs is gate to source voltage and V t is threshold voltage of transistor.
The drain to source current in tri-gate transistor is proportional to 2 WH L  ratio. Here H is the width of the transistor and drain to source current is given by the equation: Here the current will be increased because the W/L ratio is imp roved due to addition of 2H and hence current characteristics will be imp roved. Now take the mobility electron in Galliu m Arsenide µ = 8500 cm 2 Further we have analy ze the value of drain to source current I ds for tri-gate transistor for which the drain to source current will be given by the Equation (2). The only change for tri-gate transistor will be the improvement provided by the height of the gate of transistor that is 2H = 10 μm. We analyzed the results for the same values of parameters which we have chosen for the normal t ransistor and the width of the gate of the tri-gate transistor W = 22. 5 Now let us analyze the tri-gate with another material [14, 15] . We will take the HfO 2 for our analysis and will co mpare it with galliu m arsenide. Since the graph of the mobility of electron in HfO 2 ranges from 325 to 375, so taking the approximated value of the mobility we choose the value 350. That means µ = 350 and all other parameter and condition will remain same.
After calculating the values of drain to source current (I ds ) fo r d ifferent values of width of the gate (W) for 45nm technology for all previous values of gate to source voltages (V ds ) for tri-gate transistor as well as normal t ransistor are shown in table 1. 
IV. RESULTS AND CO NCLUSIONS
We have compared the results of Hafniu m d io xide and Galliu m Arsenide in same condition then we find the only difference in mob ility of electrons in the materials. Which affects the result considerably and the Hafniu m dio xide has lesser value of mobility hence gives lower value of drain to source current. The table 2 shows the comparison of the values of drain to source current in both the cases Hafniu m dio xide as well as Gallium Arsenide. Now if we co mpare between tri-gate transistor with simp le transistors results then for the value of greater width (W = 90 µm ) of the transistor the improvement in tri-gate transistor with respect to normal t ransistor is just only 1.13 time of the simple transistor's value but for the smaller width (W = 22.5 µm) of the transistor the improvement in tri-gate transistor with respect to normal transistor is 1.44 time which can be verified buy the In the proposed tri-gate transistor we achieved a better performance without scaling, as scaling of simple transistors need to scale the o xide and junctions. Scaling became p roblematic after a certain limit because electrostatics and short channel performance getting worse as the gate length is reduced after a limit. Thus scaling provides limits over it and we cannot scale the dimensions as we desire. Since we have to deal with electrostatics and short channel performance, hence we need a technology which do not apply scaling for improvement and that is done in tri-gate. After analyzing the tri-gate we can use this for the purpose of double-pole four-throw RF switch design [16] .
